

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14

FIG. 15 is a schematic diagram of a circuit 150 in accordance with one embodiment of the present invention. The circuit 150 includes an input node In, an output node Out, and a feedback path 151. The input node In is connected to a PMOS transistor 152 and an nMOS transistor 153. The output node Out is connected to a PMOS transistor 154 and an nMOS transistor 155. The feedback path 151 is connected to the input node In and the output node Out. The PMOS transistors 152 and 154 are controlled by a clock signal $\phi 1$, and the nMOS transistors 153 and 155 are controlled by a clock signal $\phi 2$. The circuit 150 is powered by a supply voltage V_{DD} and a ground voltage V_{SS} .





FIG. 15



Non-overlapping clocks

FIG. 16